 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| ICS252 Field Programmable Dual Output SS VersaClock Synthesizer Description The ICS252 is a low cost, dual-output, field programmable clock synthesizer. The ICS252 can generate two output frequencies from 314 kHz to 200 MHz using up to two independently configurable PLLs. The outputs may employ Spread Spectrum techniques to reduce system electro-magnetic interference (EMI). Using ICS' VersaClock software to configure the PLL and output, the ICS252 contains a One-Time Programmable (OTP) ROM to allow field programmability. Programming features include 4 selectable configuration registers. The device employs Phase-Locked Loop (PLL) techniques to run from a standard fundamental mode, inexpensive crystal, or clock. It can replace multiple crystals and oscillators, saving board space and cost. The device also has a power-down feature that tri-states the clock outputs and turns off the PLLs when the PDTS pin is taken low. The ICS252 is also available in factory programmed custom versions for high-volume applications. TM Features * * * * * * * * * * * 8-pin SOIC package Two addressable registers Input crystal frequency of 5 to 27 MHz Clock input frequency of 3 to 150 MHz Output clock frequencies up to 200 MHz Configurable Spread Spectrum Modulation Operating voltage of 3.3 V Replaces multiple crystals and oscillators Controllable output drive levels Advanced, low-power CMOS process Available in Pb (lead) free packaging Block Diagram VDD SEL OTP ROM with PLL Values PLL1 Divide Logic and Output Enable Control CLK1 CLK2 PLL2 X1 Crystal X2 External capacitors are required. GND Crystal Oscillator PDTS MDS 252 B Integrated Circuit Systems, Inc. 1 525 Race Street, San Jose, CA 95126 Revision 011606 tel (408) 297-1201 www.icst.com ICS252 Field Programmable Dual Output SS VersaClock Synthesizer Pin Assignment SEL VDD X1/ICLK X2 1 2 3 4 8 7 6 5 PDTS GND CLK2 CLK1 Output Clock Selection Table S1 0 0 CLK1 (MHz) User Configurable User Configurable CLK2 (MHz) User Configurable User Configurable Spread Percentage User Configurable User Configurable 8-pin (150 mil) SOIC Pin Descriptions Pin Number 1 2 3 4 5 6 7 8 Pin Name SEL VDD X1/ICLK X2 CLK1 CLK2 GND PDTS Pin Type Input Power XI XO Output Input Power Input Connect to +3.3 V. Pin Description Select pin for frequency selection on CLK1 and CLK2. Internal pull-up resistor. Connect this pin to a crystal or external clock input. Connect this pin to a crystal, or float for clock input. Clock1 output. Weak internal pull-down when tri-stated. Clock2 output. Weak internal pull-down when tri-stated. Connect this to ground. Powers down entire chip. Tri-states CLK outputs when low. Internal pull-up resistor. External Components The ICS252 requires a minimum number of external components for proper operation. Crystal Load Capacitors The device crystal connections should include pads for small capacitors from X1 to ground and from X2 to ground. These capacitors are used to adjust the stray capacitance of the board to match the nominally required crystal load capacitance. Because load capacitance can only be increased in this trimming process, it is important to keep stray capacitance to a minimum by using very short PCB traces (and no vias) been the crystal and device. Crystal capacitors must be connected from each of the pins X1 and X2 to ground. The value (in pF) of these crystal caps should equal (CL -6 pF)*2. In this equation, CL= crystal load capacitance in pF. Example: For a crystal with a 16 pF load capacitance, each crystal capacitor would be 20 pF [(16-6) x 2] = 20. Series Termination Resistor Clock output traces over one inch should use series termination. To series terminate a 50 trace (a commonly used trace impedance), place a 33 resistor in series with the clock line, as close to the clock output pin as possible. The nominal impedance of the clock output is 20. Decoupling Capacitor As with any high-performance mixed-signal IC, the ICS252 must be isolated from system power supply noise to perform optimally. A decoupling capacitor of 0.01F must be connected between VDD and the PCB ground plane. MDS 252 B Integrated Circuit Systems, Inc. 2 525 Race Street, San Jose, CA 95126 Revision 011606 tel (408) 297-1201 www.icst.com ICS252 Field Programmable Dual Output SS VersaClock Synthesizer PCB Layout Recommendations For optimum device performance and lowest output phase noise, the following guidelines should be observed. 1) The 0.01F decoupling capacitor should be mounted on the component side of the board as close to the VDD pin as possible. No vias should be used between the decoupling capacitor and VDD pin. The PCB trace to VDD pin should be kept as short as possible, as should the PCB trace to the ground via. Distance of the ferrite bead and bulk decoupling from the device is less critical. 2) The external crystal should be mounted just next to the device with short traces. The X1 and X2 traces should not be routed next to each other with minimum spaces, instead they should be separated and away from other traces. 3) To minimize EMI, the 33 series termination resistor (if needed) should be placed close to the clock output. 4) An optimum layout is one with all components on the same side of the board, minimizing vias through other signal layers. Other signal traces should be routed away from the ICS252. This includes signal traces just underneath the device, or on layers adjacent to the ground plane layer used by the device. Output Drive Control The ICS252 has two output drive settings. Low drive should be selected when outputs are less than 100 MHz. High drive should be selected when outputs are greater than 100 MHz. (Consult the AC Electrical Characteristics for output rise and fall times for each drive option.) ICS VersaClock Software ICS applies years of PLL optimization experience into a user friendly software that accepts the user's target reference clock and output frequencies and generates the lowest jitter, lowest power configuration, with only a press of a button. The user does not need to have prior PLL experience or determine the optimal VCO frequency to support multiple output frequencies. VersaClock software quickly evaluates accessible VCO frequencies with available output divide values and provides an easy to understand, bar code rating for the target output frequencies. The user may evaluate output accuracy, performance trade-off scenarios in seconds. Spread Spectrum Modulation The ICS252 utilizes frequency modulation (FM) to distribute energy over a range of frequencies. By modulating the output clock frequencies, the device effectively lowers energy across a broader range of frequencies; thus, lowering a system's electro-magnetic interference (EMI). The modulation rate is the time from transitioning from a minimum frequency to a maximum frequency and then back to the minimum. Spread Spectrum Modulation can be applied as either "center spread" or "down spread". During center spread modulation, the deviation from the target frequency is equal in the positive and negative directions. The effective average frequency is equal to the target frequency. In applications where the clock is driving a component with a maximum frequency rating, down spread should be applied. In this case, the maximum frequency, including modulation, is the target frequency. The effective average frequency is less than the target frequency. The ICS252 operates in both center spread and down spread modes. For center spread, the frequency can be modulated between +/- 0.125% to +/-2.0%. For ICS252 Configuration Capabilities The architecture of the ICS252 allows the user to easily configure the device to a wide range of output frequencies, for a given input reference frequency. The frequency multiplier PLL provides a high degree of precision. The M/N values (the multiplier/divide values available to generate the target VCO frequency) can be set within the range of M = 1 to 2048 and N = 1 to 1024. The ICS252 also provides separate output divide values, from 2 through 20, to allow the two output clock banks to support widely differing frequency values from the same PLL. Each output frequency can be represented as: OutputFreq = REFFreq ------------------------------------OutputDivide ---M N MDS 252 B Integrated Circuit Systems, Inc. 3 525 Race Street, San Jose, CA 95126 Revision 011606 tel (408) 297-1201 www.icst.com ICS252 Field Programmable Dual Output SS VersaClock Synthesizer down spread, the frequency can be modulated between -0.25% to -4.0%. Both output frequency banks will utilize identical spread spectrum percentage deviations and modulation rates, if a common VCO frequency can be identified. rates. For applications requiring the driving of "down-circuit" PLLs, Zero Delay Buffers, or those adhering to PCI standards, the spread spectrum modulation rate should be set to 30-33 kHz. For other applications, a 120 kHz modulation option is available. Spread Spectrum Modulation Rate The spread spectrum modulation frequency applied to the output clock frequency may occur at a variety of Absolute Maximum Ratings Stresses above the ratings listed below can cause permanent damage to the ICS252. These ratings, which are standard values for ICS commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range. Parameter Supply Voltage, VDD Inputs Clock Outputs Storage Temperature Soldering Temperature Junction Temperature Condition Referenced to GND Referenced to GND Referenced to GND Max 10 seconds Min. -0.5 -0.5 -0.5 -65 Typ. Max. 7 VDD+ 0.5 VDD+ 0.5 150 260 125 Units V V V C C C Recommended Operation Conditions Parameter Ambient Operating Temperature (ICS252M) Ambient Operating Temperature (ICS252MI) Power Supply Voltage (measured in respect to GND) Power Supply Ramp Time Min. 0 -40 +3.135 Typ. Max. +70 +85 Units C C V ms +3.3 +3.465 4 MDS 252 B Integrated Circuit Systems, Inc. 4 525 Race Street, San Jose, CA 95126 Revision 011606 tel (408) 297-1201 www.icst.com ICS252 Field Programmable Dual Output SS VersaClock Synthesizer DC Electrical Characteristics Unless stated otherwise, VDD = 3.3V 5%, Ambient Temperature -40 to +85C Parameter Operating Voltage Symbol VDD Conditions Configuration Dependent - See VersaClockTM Min. 3.135 Typ. 3.3 Max. 3.465 Units V mA Operating Supply Current Input High Voltage IDD Two 33.3333 MHz output, PDTS = 1, no load Note 1 PDTS = 0 SEL SEL VDD-0.5 VDD/2+1 16 mA 500 0.4 0.4 Input High Voltage Input Low Voltage Input High Voltage, PDTS Input Low Voltage, PDTS Input High Voltage Input Low Voltage Output High Voltage (CMOS High) Output High Voltage Output Low Voltage Short Circuit Current Nominal Output Impedance Internal Pull-up Resistor Internal Pull-down Resistor Input Capacitance VIH VIL VIH VIL VIH VIL VOH VOH VOL IOS ZO RPUP RPD CIN A V V V V V VDD/2-1 V V V 0.4 V mA k k pF ICLK ICLK IOH = -4 mA IOH = -8 mA (Low Drive); IOH = -12 mA (High Drive) IOL = 8 mA (Low Drive); IOL = 12 mA (High Drive) VDD/2+1 VDD-0.4 2.4 VDD-0.4 70 20 SEL, PDTS Clock outputs CLK1 and CLK2 inputs 190 120 4 Note 1: Example with 25 MHz crystal input with output of 33.3 MHz, no load, and VDD = 3.3 V. MDS 252 B Integrated Circuit Systems, Inc. 5 525 Race Street, San Jose, CA 95126 Revision 011606 tel (408) 297-1201 www.icst.com ICS252 Field Programmable Dual Output SS VersaClock Synthesizer AC Electrical Characteristics Unless stated otherwise, VDD = 3.3V 5%, Ambient Temperature -40 to +85 C Parameter Input Frequency Output Frequency Output Rise Time Output Fall Time Duty Cycle Power-up Time Symbol FIN Conditions Fundamental Crystal Input Clock Min. 5 2 0.314 Typ. Max. Units 27 150 200 MHz MHz MHz ns ns 60 10 2 % ms ms tOR tOF 20% to 80%, Note 1 80% to 20%, Note 1 Note 2 PLL lock time from power-up PDTS goes high until stable CLK output, Spread Spectrum Off PDTS goes high until stable CLK output, Spread Spectrum On 40 1 1 49-51 4 .6 4 7 ms One Sigma Clock Period Jitter Maximum Absolute Jitter Note 1: Measured with 15 pF load. tja Configuration Dependent Deviation from Mean. Configuration Dependent 50 +200 ps ps Note 2: Duty Cycle is configuration dependent. Most configurations are minimum 45% and maximum 55%. Thermal Characteristics Parameter Thermal Resistance Junction to Ambient Symbol JA JA JA JC Conditions Still air 1 m/s air flow 3 m/s air flow Min. Typ. 150 140 120 40 Max. Units C/W C/W C/W C/W Thermal Resistance Junction to Case MDS 252 B Integrated Circuit Systems, Inc. 6 525 Race Street, San Jose, CA 95126 Revision 011606 tel (408) 297-1201 www.icst.com ICS252 Field Programmable Dual Output SS VersaClock Synthesizer Marking Diagram 8 5 Marking Diagram (Pb free) 8 5 252PM ###### YYWW 1 8 252PML ###### YYWW 1 4 4 5 8 5 252PMI ###### YYWW 1 4 1 252PMIL ###### YYWW 4 Notes: 1. ###### is the lot number. 2. YYWW is the last two digits of the year and week that the part was assembled. 3. "I" denotes industrial temp. range (if applicable). 4. "L" denotes Pb (lead) free package. 5. Bottom marking: country of origin. MDS 252 B Integrated Circuit Systems, Inc. 7 525 Race Street, San Jose, CA 95126 Revision 011606 tel (408) 297-1201 www.icst.com ICS252 Field Programmable Dual Output SS VersaClock Synthesizer Package Outline and Package Dimensions (8-pin SOIC, 150 Mil. Body) Package dimensions are kept current with JEDEC Publication No. 95 Millimeters Symbol Min Max Inches Min Max 8 E INDEX AREA H 12 D A A1 B C D E e H h L 1.35 1.75 0.10 0.25 0.33 0.51 0.19 0.25 4.80 5.00 3.80 4.00 1.27 BASIC 5.80 6.20 0.25 0.50 0.40 1.27 0 8 .0532 .0688 .0040 .0098 .013 .020 .0075 .0098 .1890 .1968 .1497 .1574 0.050 BASIC .2284 .2440 .010 .020 .016 .050 0 8 A A1 h x 45 C -Ce B SEATING PLANE L .10 (.004) C Ordering Information Part / Order Number ICS252MP ICS252MIP ICS252MPLF ICS252MIPLF Marking See Page 7 Above Shipping Packaging Tubes Tubes Tubes Tubes Package 8-pin SOIC 8-pin SOIC 8-pin SOIC 8-pin SOIC Temperature 0 to +70 C -40 to +85 C 0 to +70 C -40 to +85 C "LF" denotes Pb (lead) free package. While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems (ICS) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments. MDS 252 B Integrated Circuit Systems, Inc. 8 525 Race Street, San Jose, CA 95126 Revision 011606 tel (408) 297-1201 www.icst.com ICS252 Field Programmable Dual Output SS VersaClock Synthesizer Revision History Rev. A B Originator R.Willner R.Willner Date 04/08/05 01/16/06 Description of Change Preliminary release. Corrected Block Diagram. Released from Prelim to Final. MDS 252 B Integrated Circuit Systems, Inc. 9 525 Race Street, San Jose, CA 95126 Revision 011606 tel (408) 297-1201 www.icst.com |
Price & Availability of ICS252MPLF
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |